

LMS1485

5V Low Power RS-485 Differential Bus Transceiver

General Description

The LMS1485 is a low power differential bus/line transceiver designed for high speed bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines. It meets ANSI Standards TIA/EIA RS422-B, TIA/EIA RS485-A and ITU recommendation and V.11 and X.27.

The LMS1485 combines a TRI-STATETM differential line driver and differential input receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active high and active low, respectively, that can be externally connected to function as a direction control. The driver and receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to bus whenever the driver is disabled or when $V_{CC} = 0V$. These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments.

The LMS1485 is build with National's advanced BiCMOS process and is available in a 8-Pin SOIC package. It is a drop-in socket replacement to ADI's ADM1485 and LTC's LT1485.


Features

- Meet ANSI standard RS-485-A and RS-422-B
- Data rate 30Mbps
- Single supply voltage operation, 5V
- Wide input and output voltage range
- Thermal shutdown protection
- Short circuit protection
- Driver propagation delay 10ns
- Receiver propagation delay 25ns
- High impedance outputs with power off
- Open circuit fail-safe for receiver
- Extended operating temperature range -40°C to 85°C
- ESD rating 8kV HBM
- Drop-in replacement to ADM1485 and LT1485
- Available in 8-pin SOIC
- Low supply current, $I_{CC} = 1mA$

Applications

- Low power RS-485 systems
- Network hubs, bridges, and routers
- Point of sales equipment (ATM, barcode scanners,...)
- Local area networks (LAN)
- Integrated service digital network (ISDN)
- Industrial programmable logic controllers
- High speed parallel and serial applications
- Multipoint applications with noisy environment


Typical Application



20048801

A typical multipoint application is shown in the above figure. Terminating resistors, RT, are typically required but only located at the two ends of the cable. Pull up and pull down resistors maybe required at the end of the bus to provide failsafe biasing. The biasing resistors provide a bias to the cable when all drivers are in TRI-STATE, See National Application Note, AN-847 for further information.

Connection Diagram



Ordering Information

| Package | Part Number | Package Marking | Transport Media | NSC Drawing | |
|-------------|-------------|-----------------|--------------------------|-------------|--|
| | LMS1485M | LMS1485M | 95 Units/Rail | | |
| 8-Pin SOIC | LMS1485MX | LIVIO I 400 IVI | 2.5k Units Tape and Reel | M08A | |
| 6-FIII 3010 | LMS1485IM | I MO140FIM | 95 Units/Rail | IVIOOA | |
| | LMS1485IMX | LMS1485IM | 2.5k Units Tape and Reel | | |

Pin Descriptions

| Pin # | I/O | Name | Function |
|-------|-----|-----------------|--|
| 1 | 0 | RO | Receiver Output: If A > B by 200 mV, RO will be high; If A < B by 200mV, RO will be low. RO |
| | | | will be high also if the inputs (A and B) are open (non-terminated) |
| 2 | I | RE | Receiver Output Enable: RO is enabled when $\overline{\text{RE}}$ is low; RO is in TRI-STATE when $\overline{\text{RE}}$ is high |
| 3 | I | DE | Driver Output Enable: The driver outputs (A and B) are enabled when DE is high; they are in |
| | | | TRI-STATE when DE is low. Pins A and B also function as the receiver input pins (see below) |
| 4 | I | DI | Driver Input: A low on DI forces A low and B high while a high on DI forces A high and B low |
| | | | when the driver is enabled |
| 5 | N/A | GND | Ground |
| 6 | I/O | А | Non-inverting Driver Output and Receiver Input pin. Driver Output levels conform to RS-485 |
| | | | signaling levels |
| 7 | I/O | В | Inverting Driver Output and Receiver Input pin. Driver Output levels conform to RS-485 signaling |
| | | | levels |
| 8 | N/A | V _{CC} | Power Supply: 4.75V ≤ V _{CC} ≤ 5.25V |

Truth Table

| DRIVER SECTION | | | | |
|------------------|----|---------|---|----|
| RE | DE | DI | Α | В |
| Х | Н | Н | Н | L |
| Х | Н | L | L | Н |
| Х | L | X | Z | Z |
| RECEIVER SECTION | | | | • |
| RE | DE | A-B | | RO |
| L | L | ≥ +0.2V | | Н |
| L | L | ≤ -0.2V | | L |
| Н | Х | X | | Z |
| L | L | OPEN * | | Н |

Note: * = Non Terminated, Open Input only

X = Irrelevant

Z = TRI-STATE

H = High level

L = Low level

| Absolute Maximum Ratings (Note 1 | VIAXIMUM HATINGS (No | e 1) |
|---|-----------------------------|------|
|---|-----------------------------|------|

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Rating (Note 4) (Note 9) 2kV
Soldering Information
Infrared or Convection (20 sec.) 235°C

Supply Voltage, V_{CC} (Note 2) 7V Input Voltage, V_{IN} (DI, DE, or \overline{RE}) -0.3V to V_{CC} + 0.3V Voltage Range at Any Bus Terminal

(AB) -7V to 12V Receiver Outputs $-0.3V \text{ to } V_{CC} + 0.3V \\$

Package Thermal Impedance, θ_{JA}

SOIC (Note 3) 125°C/W

Junction Temperature (Note 3) 150°C

Operating Free-Air Temperature

Range, T_A

ESD Rating (Note 4) (Note 8)

Operating Ratings

Min Nom Max Supply Voltage, $V_{\rm CC}$ 4.75 5.0 5.25 Voltage at any Bus Terminal -7 12 (Separately or Common Mode) V_{IN} or V_{IC} High-Level Input Voltage, V_{IH} 2 ٧ (Note 5) Low-Level Input Voltage, VIL 8.0 (Note 5) Differential Input Voltage, $V_{\rm ID}$ ±12 V (Note 6)

Electrical Characteristics

Over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

8kV

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------|---|--|------|-----|------|-------|
| Driver Sec | ction | | ' | | | |
| V _{OD} | Differential Output Voltage | R = ∞ (Figure 1) | | | 5 | V |
| V _{OD1} | Differential Output Voltage | R = 50Ω (<i>Figure 1</i>), RS-422 | 2 | | 5 | V |
| V _{OD2} | Differential Output Voltage | R = 27Ω (<i>Figure 1</i>), RS-485 | 1.5 | | 5 | V |
| V _{OD3} | Differential Output Voltage | V _{TEST} = -7V to + 12V (<i>Figure 2</i>) | 1.5 | | 5 | V |
| ΔV_{OD} | Change in Magnitude of Differential Output Voltage | R = 27Ω or 50Ω (<i>Figure 1</i>), (Note 7) | -0.2 | | 0.2 | V |
| V _{OC} | Common-Mode Output Voltage | R = 27Ω or 50Ω (<i>Figure 1</i>), (Note 7) | | | 3 | V |
| ΔV_{OC} | Change in Magnitude of Common-Mode Output Voltage | R = 27Ω or 50Ω (<i>Figure 1</i>), (Note 7) | -0.2 | | 0.2 | V |
| I _{OSD} | Short-Circuit Output Current | $V_O = High, -7V \le V_{CM} \le +12V$ | -250 | | 250 | mA |
| | | $V_O = Low, -7V \le V_{CM} \le +12V$ | -250 | | 250 | |
| V _{INL} | CMOS Input Logic Threshold Low | DE, DI, RE | | | 0.8 | V |
| V _{INH} | CMOS Input Logic Threshold High | DE, DI, RE | 2 | | | V |
| I _{IN} | Logic Input Current | DE, DI | -1 | | 1 | μΑ |
| Receiver 9 | Section | | | | | |
| V_{TH} | Differential Input Threshold Voltage | -7V ≤ V _{CM} ≤ + 12V | -0.2 | | +0.2 | V |
| ΔV_{TH} | Input Hysteresis Voltage (V _{TH+} - V _{TH-}) | V _{CM} = 0 | | 70 | | mV |
| R _{IN} | Input Resistance | -7V ≤ V _{CM} ≤ + 12V | 12 | | | kΩ |
| I _{IN} | Input Current (A, B) | V _{IN} = 12V | | | 1 | m ^ |
| | | $V_{IN} = -7V$ | -0.8 | | | mA |
| I _{RE} | Logic Enable Input Current | RE | -1 | | 1 | μA |
| V _{OL} | CMOS Low-Level Output Voltage | I _{OL} = 4mA | | | 0.4 | V |

Electrical Characteristics (Continued)

Over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|--|------------------------------------|--|-----|-----|-----|-------|
| V _{OH} | CMOS High-Level Output Voltage | I _{OH} = -4mA | 4 | | | V |
| I _{OSR} | Short-Circuit Output Current | $V_O = GND \text{ or } V_{CC}$ | 7 | | 85 | mA |
| l _{oz} | Tristate Output Leakage Current | 0.4V ≤V _O ≤+2.4V | -1 | | 1 | μА |
| Power Su | pply Current | 1 | | 1 | | 1 |
| I _{cc} | Supply Current | Driver Enabled, Output = No Load, Digital Inputs = GND or V _{CC} | | 1.1 | 2.2 | mA |
| | | Driver Disabled, Output = No Load, Digital Inputs = GND or V _{CC} | | 1 | 2.2 | mA |
| Switching | Characteristics | | | | | • |
| Driver | | | | | | |
| T _{PLH} , T _{PHL} | Propagation Delay Input to Output | $R_L = 54\Omega$, $C_L = 100pF$ (Figure 3, Figure 7) | | 11 | 20 | ns |
| T _{SKEW} | Driver Output Skew | $R_L = 54\Omega$, $C_L = 100pF$ (Figure 3, Figure 7) | | 1 | | ns |
| T _R , | Driver Rise and Fall Time | $R_L = 100\Omega$, $C_L = 100pF$ (Figure 3, Figure 7) | | 5 | 10 | ns |
| T _{ENABLE} | Driver Enable to Ouput Valid Time | (Figure 4, Figure 8) | | 18 | 32 | ns |
| T _{DISABLE} | Output Disable Time | (Figure 4, Figure 8) | | 20 | 40 | ns |
| Receiver | 1 | 1 | 1 | I | | |
| T _{PLH} , T _{PHL} | Propagation Delay Input to Output | C _L = 15pF (Figure 5, Figure 7) | 18 | 33 | 55 | ns |
| T _{SKEW} | Receiver Output Skew | (Figure 5, Figure 7) | | 2 | | ns |
| T _{ENABLE} | Receiver Enable Time | (Figure 6, Figure 10) | | 6 | 25 | ns |
| T _{DISABLE} | Receiver Disable Time | (Figure 6, Figure 10) | | 15 | 25 | ns |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics

Note 2: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

Note 3: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 4: ESD rating based upon human body model, 100pF discharged through 1.5k Ω .

Note 5: Voltage limits apply to DI, DE, $\overline{\text{RE}}$ pins.

Note 6: Differential input/output bus voltage is measured at the non-inverting terminal A with respect to the inverting terminal B.


 $\textbf{Note 7:} \ \, |\Delta V_{OD}| \ \, \text{and} \ \, |\Delta V_{OC}| \ \, \text{are changes in magnitude of } V_{OD} \ \, \text{and} \ \, V_{OC}, \ \, \text{respectively when the input changes from high to low levels.}$

Note 8: ESD rating applies to pins 6 and 7


Note 9: ESD rating applies to pins 1, 2, 3, 4, 5 and 8 $\,$

Typical Performance Characteristics


Receiver Output Low Voltage vs. Output Current




Receiver Output High Voltage vs. Temperature




Driver Differential Output Voltage vs. Output Current




Receiver Output High Voltage vs. Output Current



Receiver Output Low Voltage vs. Temperature




Driver Differential Output Voltage vs. Temperature $\mathbf{R_L} = \mathbf{54}\Omega$




20048818

Typical Performance Characteristics (Continued)


Driver Output Low Voltage vs. Output Current




Supply Current vs. Temperature




Driver Skew vs. Temperature



Driver Output High Voltage vs. Output Current



Receiver Skew vs. Temperature



Parameter Measuring Information




FIGURE 1. Test Circuit for $\rm V_{\rm OD}$ and $\rm V_{\rm OC}$




FIGURE 2. Test Circuit for V_{OD3}




FIGURE 3. Test Circuit for Driver Propagation Delay




FIGURE 4. Test Circuit for Driver Enable / Disable




FIGURE 5. Test Circuit for Receiver Propagation Delay

7

Parameter Measuring Information (Continued)




FIGURE 6. Test Circuit for Receiver Enable / Disable

Switching Characteristics




FIGURE 7. Driver Propagation Delay, Rise / Fall Time




FIGURE 8. Driver Enable / Disable Time




FIGURE 9. Receiver Propagation Delay




FIGURE 10. Receiver Enable / Disable Time

Application Information

POWER LINE NOISE FILTERING

A factor to consider in designing power and ground is noise filtering. A noise filtering circuit is designed to prevent noise generated by the integrated circuit (IC) as well as noise entering the IC from other devices. A common filtering method is to place by-pass capacitors ($C_{\rm bp}$) between the power and ground lines.

Placing a by-pass capacitor (C_{bp}) with the correct value at the proper location solves many power supply noise problems. Choosing the correct capacitor value is based upon the desired noise filtering range. Since capacitors are not

ideal, they may act more like inductors or resistors over a specific frequency range. Thus, many times two by-pass capacitors may be used to filter a wider bandwidth of noise. It is highly recommended to place a larger capacitor, such as $10\mu F$, between the power supply pin and ground to filter out low frequencies and a $0.1\mu F$ to filter out high frequencies.

By pass-capacitors must be mounted as close as possible to the IC to be effective. Long leads produce higher impedance at higher frequencies due to stray inductance. Thus, this will reduce the by-pass capacitor's effectiveness. Surface mounted chip capacitors are the best solution because they have lower inductance.







FIGURE 11. Placement of by-pass Capacitors, C_{bp}

Physical Dimensions inches (millimeters) unless otherwise noted







8-Pin SOIC **NS Package Number M08A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com **National Semiconductor** Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560